Design-time techniques towards power-aware on-chip and chip-to-chip interconnection networks