A Robust Synchronization to Enhance the Power Quality of Renewable Energy Systems

Lenos Hadjidemetriou, *Student Member, IEEE*, Elias Kyriakides, *Senior Member, IEEE*, and Frede Blaabjerg, *Fellow, IEEE*

Abstract—The increasing penetration of renewable energy sources in the power grid requires high quality power injection under various grid conditions. The synchronization method, usually a phase-locked loop (PLL) algorithm, is directly affecting the response of the grid side converter of the renewable energy source. This paper proposes a new PLL algorithm that uses an advanced decoupling network implemented in the stationary reference frame with limited requirements for processing time to enable a fast and accurate synchronization even under harmonic distorted voltage and low-voltage grid faults. The robust response of the proposed PLL is validated and the effect of the proposed synchronization on the performance of the grid-connected renewable energy system is investigated. This investigation proves that the robust, accurate and dynamic response of the new PLL can enhance the quality of the injected power from the renewable energy source and can also enable an appropriate fault ride through operation under harmonic distorted voltage and grid faults.

Index Terms—Harmonic distortion, phase locked loop, power quality, renewable energy, synchronization, unbalanced faults.

I. INTRODUCTION

RENEWABLE Energy Sources (RES) connected to the power grid have now reached significant penetration levels and can affect the power quality and the grid stability of the power system. Therefore, there is a need to advance the controllers for the Grid Side power electronic Converter (GSC) of RES to meet the modern grid codes [1]-[4]. According to these regulations, the GSC of a RES needs to enable a high quality current injection under normal and harmonic distorted grid voltage. Moreover, the RES controller must be equipped with Fault Ride Through (FRT) capability to enhance the power system stability by participating in the support of the power system under grid faults.

The controller of the GSC [5]-[8] is based on the synchronization unit, the active and reactive power (PQ) controller and the current controller, as shown in Fig. 1. The synchronization unit usually consists of a phase locked loop (PLL) algorithm to detect the phase and amplitude of the grid

Manuscript received July 11, 2014; revised October 30, 2014 and December 15, 2014; accepted December 16, 2014.

Copyright (c) 2015 IEEE. Personal use of this material is permitted. However, permission to use this material for any other purposes must be obtained from the IEEE by sending a request to pubs-permissions@ieee.org.

L. Hadjidemetriou and E. Kyriakides are with the KIOS Research Center for Intelligent Systems and Networks and the Department of Electrical and Computer Engineering, University of Cyprus, 1678 Nicosia, Cyprus (e-mail: hadjidemetriou.lenos@ucy.ac.cy; kyriakides@ieee.org).

F. Blaabjerg is with the Department of Energy Technology, Aalborg University, 9220 Aalborg, Denmark (e-mail: fbl@et.aau.dk).

voltage at the point of common coupling (PCC). The PQ controller is responsible for generating the reference currents under normal and faulty grid conditions and the current controller ensures a proper current injection. The PQ and current controllers are directly affected by the response of the synchronization method and therefore, the PLL performance is critical for an appropriate operation of grid-connected RES.

The synchronization method is normally a PLL algorithm when the controller of the GSC is designed on the synchronous rotating reference frame with Proportional-Integral (PI) controllers [5]-[8]. Conventional PLL algorithms [9]-[10] are simplified in structure and can provide proper operation only under normal and balanced grid voltage. These PLLs are inaccurate under abnormal grid conditions, since they are sensitive to the oscillations of the synchronization signals caused by the existence of the negative sequence voltage (unbalanced conditions) and the low-order voltage harmonic distortion. These inaccuracies can affect the power quality of the RES. The PLL in [11] adjust the tuning parameters to reduce the bandwidth of the synchronization and to minimize the inaccuracies, but the dynamic operation of the PLL is unavoidably affected. Some other PLLs [12]-[14] are enhanced with adaptive or notch filtering techniques to cancel out these oscillations. However, these filters can also decelerate the synchronization response, which affects the dynamic FRT operation of the RES. The modified PLL in [15] is based on a non-linear adaptive approximation technique and presents higher degree of immunity to noise. Unfortunately, this PLL presents very slow dynamics and thus, it is not to be used in control paths, as mentioned in [15]. A three-phase enhanced PLL (3E-PLL) presented in [16] is based on four single-phase E-PLL and on symmetrical components. The performance of 3E-PLL is compared with other PLLs in [17]. The 3E-PLL is accurate under unbalanced grid conditions, can relatively mitigate, but not eliminate, the effect of the harmonic distortion on the synchronization accuracy and presents slower dynamics compared to the PLLs presented in [18]-[20].



Fig. 1. The structure of a GSC control enhanced with fault ride through capability when the synchronization is achieved by the proposed PLL.

Some interesting techniques designed in double reference frame [18]-[20], [21, Ch. 8], are using a decoupling network to cancel out dynamically the double frequency oscillation of the positive sequence of the grid voltage due to the unbalanced voltage. These PLLs achieve a fast and accurate synchronization under balanced or unbalanced low-voltage grid faults and enable the FRT operation of RES. However, they are sensitive to voltage harmonic distortion.

Moving Average Filters (MAF) based PLLs [22]-[24] have a simplified structure and are robust against unbalanced and distorted grid conditions. The harmonic discrete implementation of such techniques based on MAF causes some small inaccuracies when the grid frequency deviates from the nominal value. These inaccuracies can be minimized, but not eliminated, by adjusting the number of samples according to the operating frequency [22]. The only way to completely eliminate these inaccuracies is to use a variable sampling period for the PLL to adapt the window length of the MAF [25], but the variable sampling rate can cause restrictions on the GSC controller. Nevertheless, even if these inaccuracies are overcome, the main disadvantage of the MAF based PLLs is the slow dynamic performance of these PLLs. An interesting synchronization solution is proposed in [17], which is based on variable sampling period and on a sliding Goertzel transform filter. This technique shows improved dynamics and immunity to the voltage disturbances, however the variable sampling rate on the PLL may not be always possible due to the restrictions of the GSC controller.

Another synchronization solution is the Frequency Locked Loop (FLL). Some robust FLL methods are presented in [26]-[27], but unfortunately, the synchronization through FLL is only appropriate in the unusual case where the control of the GSC is designed on the stationary reference frame ($\alpha\beta$ -frame).

Thus, there is a need for new synchronization methods, which should be accurate under distorted voltage and abnormal grid conditions without affecting the dynamic response of the PLL. This paper proposes a new PLL algorithm that uses a novel Decoupling Network designed in the $\alpha\beta$ -frame (DN $\alpha\beta$ -PLL) that can achieve a dynamic and accurate synchronization under harmonic distorted and unbalanced grid voltage. The proposed decoupling network cancels out dynamically the oscillations of the positive sequence of the grid voltage due to the unbalanced and harmonic distorted grid voltage. The new DN $\alpha\beta$ -PLL is the evolution of the recently proposed in [28] Multi-Sequence/Harmonic Decoupling Cell PLL (MSHDC-PLL). The two PLLs can achieve the same fast and accurate synchronization response under any grid conditions but the proposed DN $\alpha\beta$ -PLL requires 76% less processing-time than the MSHDC-PLL. The decoupling network of the proposed PLL is formulated and designed in the $\alpha\beta$ -frame instead of in each synchronous reference frame, which requires significantly less Park's transformations for processing the algorithm. Thus, the complexity of the algorithm is minimized; this is a critical aspect for controlling real-time power electronic applications. The outstanding performance of the proposed PLL is proven through simulation and

experimental results. Furthermore, this paper investigates how the new PLL is beneficially affecting the RES performance in terms of enhancing the power quality of the injected energy and of enabling the proper FRT operation of the RES. Thus, the proposed PLL is a recommended solution for the synchronization of RES under low voltage grid faults and harmonic distorted environments.

The new PLL algorithm is proposed in Section II and an enhanced GSC control is presented in section III. Section IV contains simulation and experimental results to validate the synchronization response and to prove the beneficial effect on the RES performance under any grid conditions.

II. The New DN $\alpha\beta$ -PLL

The synchronization unit in grid-connected RES is responsible to detect accurately and fast the voltage amplitude and phase angle of the positive sequence of the grid voltage at the PCC. Under normal grid operation conditions, conventional PLLs [9]-[10] can achieve accurate response by using Park's transformation to express the grid voltage to the synchronous rotating frame (dq_{+1} -frame), rotating with the synchronous speed of the positive sequence of the voltage, or to the stationary frame ($\alpha\beta$ -frame). Unfortunately, the performance of the conventional synchronization methods is inaccurate under abnormal grid conditions due to the coupling effect between the existing voltage sequences and harmonics. This paper proposes a new PLL, enhanced with an innovative decoupling network design in the $\alpha\beta$ -frame (DN $\alpha\beta$), to enable the accurate and robust synchronization.

A. Design Guidelines

In case of harmonic distorted and unbalanced grid, the voltage can be analyzed as a sum of the existing rotating voltage vectors, each one rotating with a different speed. Thus, the grid voltage is a sum of positive (+1) and negative (-1) sequences and the existing significant low-order harmonics $(h_1,...,h_k)$ and can be expressed in the $\alpha\beta$ -frame by,

$$\boldsymbol{v}_{\boldsymbol{\alpha\beta}} = \begin{bmatrix} T_{\alpha\beta} \end{bmatrix} \boldsymbol{v}_{\boldsymbol{abc}} = \boldsymbol{v}_{\boldsymbol{\alpha\beta}}^{+I} + \boldsymbol{v}_{\boldsymbol{\alpha\beta}}^{-I} + \boldsymbol{v}_{\boldsymbol{\alpha\beta}}^{h_{I}} + \dots + \boldsymbol{v}_{\boldsymbol{\alpha\beta}}^{h_{k}}$$

$$\Leftrightarrow \boldsymbol{v}_{\boldsymbol{\alpha\beta}} = \sum_{n=1,-1,h_{1},\dots,h_{k}} V^{n} \begin{bmatrix} \cos(n\omega t + \theta^{n}) \\ \sin(n\omega t + \theta^{n}) \end{bmatrix}$$
(1)

where
$$\begin{bmatrix} T_{\alpha\beta} \end{bmatrix} = \frac{2}{3} \begin{bmatrix} \cos(\theta) & \cos(\theta - 120^{\circ}) & \cos(\theta + 120^{\circ}) \\ -\sin(\theta) & -\sin(\theta - 120^{\circ}) & -\sin(\theta + 120^{\circ}) \end{bmatrix}$$
. (2)

The voltage vector can equivalently be expressed in any dq_n -frame as

$$\boldsymbol{v}_{dq_n} = \begin{bmatrix} T_{dq^n} \end{bmatrix} (\begin{bmatrix} T_{\alpha\beta} \end{bmatrix} \boldsymbol{v}_{abc}) = \begin{bmatrix} v_{d_n} \\ v_{q_n} \end{bmatrix} = \begin{bmatrix} T_{dq^n} \end{bmatrix} \boldsymbol{v}_{\alpha\beta} = \boldsymbol{v}_{dq_n}^n + \sum_{m \neq n} \boldsymbol{v}_{dq_n}^m \quad (3)$$

where
$$v_{dq_n}^n = V^n \begin{bmatrix} \cos(\theta^n) \\ \sin(\theta^n) \end{bmatrix}$$
, $v_{dq_n}^m = V^m \begin{bmatrix} T_{dq^{n-m}} \end{bmatrix} \begin{bmatrix} \cos(\theta^m) \\ \sin(\theta^m) \end{bmatrix}$ (4)

and *n* and *m* can be any of the existing sequences or harmonic components $(+1, -1, h_1, \dots, h_k)$. It is to be noted that a harmonic order H_1 under unbalanced grid conditions, requires

both $h_1 = +H_1$ and $h_2 = -H_1$ to be fully described (where H_1 can be equal to -5, +7, -11, +13), similarly to how an unbalanced fundamental component (1) requires both positive (+1) and negative (-1) sequence to be analyzed in detail under unbalanced faults. The transformation from dq_m - to dq_n -frame is achieved by,

$$\begin{bmatrix} T_{dq^{n-m}} \end{bmatrix} = \begin{bmatrix} T_{dq^{m-n}} \end{bmatrix}^T = \begin{bmatrix} \cos(n-m)\omega t & \sin(n-m)\omega t \\ -\sin(n-m)\omega t & \cos(n-m)\omega t \end{bmatrix}.$$
 (5)

As shown in (3), an abnormal grid voltage vector expressed in the dq_n -frame consists of an oscillation free term $v_{dq_n}^n$, and the sum of the oscillation-terms $v_{dq_n}^m$. The $v_{dq_n}^n$ is an oscillation free signal and it consists of the voltage vector v^n (rotating with $n\omega$ speed) expressed in the corresponding dq_n -frame rotating also with $n \omega$. Accordingly, the $v_{dq_n}^m$ are signals with $(n-m)\omega$ oscillations, since the existing vectors v^m (rotating with $m\omega$ speed) are expressed in the dq_n -frame rotating with $n\omega$. The oscillation terms $v_{dq_n}^m$ can cause the inaccuracies on the conventional synchronization methods.

A new decoupling network is proposed that allows an accurate detection of each voltage component v^n , by dynamically cancelling-out the oscillations that are created due to the coupling between the voltage components. The oscillations-free terms $v_{dq_n}^n$ for each sequence or harmonic voltage can be calculated by,

$$\boldsymbol{v}_{d\boldsymbol{q}_{n}}^{n} = \left[T_{d\boldsymbol{q}^{n}}\right] \boldsymbol{v}_{\boldsymbol{\alpha\beta}}^{n} = \left[T_{d\boldsymbol{q}^{n}}\right] \left(\boldsymbol{v}_{\boldsymbol{\alpha\beta}} - \sum_{m \neq n} \boldsymbol{v}_{\boldsymbol{\alpha\beta}}^{m}\right).$$
(6)

However, since the vectors $v_{\alpha\beta}^m$ can not be accurately calculated due to the coupling effects, it is suggested to replace these vectors with the filtered estimated vectors $\bar{\boldsymbol{v}}_{\alpha\beta}^{*m}$ in order to determine the estimation vectors $v_{\alpha\beta}^{*n}$ and $v_{dq_n}^{*n}$ by,

$$\mathbf{v}_{dq_n}^{*n} = \left[T_{dq^n}\right] \mathbf{v}_{a\beta}^{*n} = \left[T_{dq^n}\right] \left(\mathbf{v}_{a\beta} - \sum_{m \neq n} \bar{\mathbf{v}}_{a\beta}^{*m}\right). \tag{7}$$

The estimation vectors require a low-pass filtering with a cut-off frequency (ω_t) of $2\pi \cdot 50/\sqrt{2}$ rad/s, to eliminate any remaining oscillations on the estimated voltage vectors [18]-[20], [28]. Since each vector is rotating with different $n\omega$ speed, it is necessary that the filtering should be performed in the corresponding dq_n -frame for each vector, in order to achieve an equivalent filtering on the voltage components. Thus, the estimated vectors $v_{\alpha\beta}^{*n}$ must first be transformed to $v_{dq_n}^{*_n}$ and then be filtered to $\bar{v}_{dq_n}^{*_n}$, as shown below,

$$\mathbf{v}_{dq_{n}}^{*n} = [F(s)] \mathbf{v}_{dq_{n}}^{*n} \text{ and } \mathbf{\bar{v}}_{a\beta}^{*n} = \begin{bmatrix} T_{dq^{-n}} \end{bmatrix} \mathbf{\bar{v}}_{dq_{n}}^{*n}$$

$$\Leftrightarrow \mathbf{\bar{v}}_{a\beta}^{*n} = \begin{bmatrix} T_{dq^{-n}} \end{bmatrix} [F(s)] \mathbf{v}_{dq_{n}}^{*n} = \begin{bmatrix} T_{dq^{-n}} \end{bmatrix} [F(s)] \begin{bmatrix} T_{dq^{n}} \end{bmatrix} \mathbf{v}_{a\beta}^{*n}$$

$$e \qquad [F(s)] = \frac{\omega_{f}}{s + \omega_{f}} [I]. \tag{9}$$

(9)

where

The results presented in (8) can be replaced in (7) to enable the estimation of each voltage vector, thus obtaining,

$$\mathbf{v}_{dq_n}^{*n} = \begin{bmatrix} T_{dq^n} \end{bmatrix} \mathbf{v}_{\alpha\beta}^{*n} = \begin{bmatrix} T_{dq^n} \end{bmatrix} \begin{bmatrix} \mathbf{v}_{\alpha\beta} - \sum_{m \neq n} \begin{bmatrix} T_{dq^{-n}} \end{bmatrix} \begin{bmatrix} F(s) \end{bmatrix} \begin{bmatrix} T_{dq^n} \end{bmatrix} \mathbf{v}_{\alpha\beta}^{*m}$$
(10)



Fig. 2. Block diagram of the new DNαβ-PLL.

Hence, the proposed decoupling network (DN $\alpha\beta$) is based on the multiple use of (10) for $n=+1, -1, h_1, ..., h_k$ for estimating each oscillation free voltage components $v_{dq_n}^{*n}$ as shown in the block diagram in Fig. 2. The block diagram illustrates that the proposed $DN\alpha\beta$ is a cross feedback network with recursive filtering characteristics that allow fast, dynamic and accurate decoupling of the grid voltage.

The proposed DN $\alpha\beta$ enables a proper decoupling between the existing voltage vector components and therefore, can dynamically and accurately estimate the value of each voltage component $(v_{\alpha\beta}^{*n} \text{ and } v_{dq_n}^{*n})$. The proposed PLL can be implemented by using the pure positive sequence voltage component $(v_{\alpha\beta}^{*+1})$, estimated by the DN $\alpha\beta$, as an input to the conventional PLL algorithm of [10], designed in $\alpha\beta$ -frame. Therefore, the proposed DNaß-PLL can achieve a fast and accurate detection of the phase angle of the positive sequence of the voltage. The PLL algorithm is based on controlling the $\Delta\theta$ of (11) to track zero through a PI controller and so the detected angle ($\theta_{DN\alpha\beta-PLL}$) tracks the grid phase angle (θ_{grid}).

$$\Delta \theta = \theta_{grid} - \theta_{DN\alpha\beta - PLL} \approx \sin(\theta_{grid} - \theta_{DN\alpha\beta - PLL})$$

$$\Leftrightarrow \Delta \theta \approx \sin(\theta_{grid}) \cos(\theta_{DN\alpha\beta - PLL}) - \sin(\theta_{DN\alpha\beta - PLL}) \cos(\theta_{grid})$$
(11)

Another important aspect is the optimal tuning of the new PLL, which can be achieved according to the linearized small signal model analysis of [19]-[20], [21, Ch. 4]. In case where the transfer function of the PI controller of the PLL is given by $k_p + 1/(T_i s)$, the transfer function of the synchronization unit can be simplified to a second-order transfer function, as shown in (12). The transfer function of the PLL presents a low-pass filtering characteristic, which is crucial in order to cancel out the high-order harmonics and the noise of the grid voltage.



Fig. 3. Experimental results showing the estimated phase angle error of the DN $\alpha\beta$ -PLL (implemented for N=10) under the worst case harmonic distortion (HC-4) and an unbalanced grid fault.

$$\frac{\theta_{DN\alpha\beta-PLL}}{\theta_{grid}} = \frac{2\zeta\omega_n s + \omega_n^2}{s^2 + 2\zeta\omega_n s + \omega_n^2} = \frac{k_p \cdot s + \frac{1}{T_i}}{s^2 + k_p \cdot s + \frac{1}{T_i}}$$
(12)

The tuning parameters k_p and T_i can be calculated according to (13), where ζ should be set to $1/\sqrt{2}$ for an optimally damped PLL response and the Settling Time (T_s) defines the dynamic response of the proposed PLL.

$$k_p = \frac{9.2}{T_s}$$
 and $T_i = 0.047 \cdot \zeta^2 \cdot T_s^2$ (13)

For the purpose of this paper the tuning parameters are set to $k_p=12.35$ and $T_i=0.013$, to achieve the faster possible response of the PLL without violating the frequency operation window (from 47.5 Hz to 51.5 Hz) of the German grid codes [2] even for the worst-case low-voltage fault according to [19]. A faster tuning configuration can lead to high frequency overshoot under a grid fault, which can cause an undesired disconnection of the RES from the grid. Notwithstanding, the proposed DNaβ-PLL can also be tuned to a faster or slower response depending on the purpose of the application.

Another critical aspect for the design of the PLL is to define which harmonics (n) are to be cancelled-out by the proposed DN $\alpha\beta$ under general grid conditions. It is obvious that the accuracy of the PLL depends on the number of sequences and harmonics (N) eliminated by the decoupling network. Since an infinite number of harmonics is impossible to be considered due to complexity issues, the decoupling network should focus on eliminating the negative sequence and the most significant low-order pairs of harmonics. The rest of the harmonics can be ignored, since their effect is minimized due to the low-pass filtering characteristics of the DN $\alpha\beta$ as mentioned in Section II.B. An investigation has been performed for the accuracy of the proposed PLL for different number of harmonics (N)considered by the DN $\alpha\beta$. The accuracy of the PLL has been studied according to the maximum harmonic distortion of the grid voltage as defined by the EN50160 standard. This set of harmonics is defined as harmonic conditions 4 (HC-4) and is analytically presented in Table IV. The investigation shows that when the DN $\alpha\beta$ is designed with N=10 to eliminate the negative sequence and the pairs of harmonics up to order thirteen $(n = \pm 1, \pm 5, \pm 7, \pm 11, \pm 13)$ the proposed PLL can achieve an accurate response. The new PLL has been implemented in a TMS320F28335 digital signal processor

(DSP). The experimental results of Fig. 3 present the response of the DN $\alpha\beta$ -PLL (with N=10) under the worst-case harmonic distortion (HC-4) and under an unbalanced grid fault (Type B with 90% voltage sag (d)). The estimated phase angle error of the proposed PLL, presented in Fig. 3, is less than 0.05 degrees ($\theta_{error} < 0.05^{\circ}$) due to the effect of the harmonics not considered in the decoupling network. Thus, for an accurate PLL response and an adequate algorithm complexity, the DN $\alpha\beta$ -PLL should be designed for N=10 to consider the harmonics up to order thirteen.

B. Complexity Assessment

An assessment of the complexity of the PLL algorithm is essential for real-time practical applications. For the purpose of this experimental benchmarking investigation, a 32-bit TMS320F28335 DSP of Texas Instruments has been used, since it is a conventional and widely used microcontroller for controlling such power electronics applications. The complexity of several PLL algorithms, including the proposed one, has been assessed based on the required processing time of each algorithm to be executed in the TMS320F28335 DSP.

The recursive filter of the proposed $DN\alpha\beta$ enables a dynamic decoupling of the voltage without affecting the time response of the DN $\alpha\beta$ -PLL. The detailed analysis of the recursive filtering character of the proposed decoupling network is considered the same as the one presented in [28], since the DN $\alpha\beta$ and MSHDC present identical transfer functions. The DNaß and MSHDC [28] present an equivalent response; however, the decoupling in $DN\alpha\beta$ is always performed in the $\alpha\beta$ -frame in contrast with the MSHDC, where the decoupling is performed in each dq_n -frame. The

TABLE I

I ABLE I							
COMPLEXITY COMPARISON BETWEEN THE DNab AND THE MSHDC							
Complexity analysis in each control loop							
Decoupling	$\left(\mathbf{v}_{dq_n} - \sum \overline{\mathbf{v}_{dq_n}^{*m}}\right) or$						
Network	(<i>m≠n</i>)	[T, n]	[F(s)]	Total			

Termoria	$\left(\boldsymbol{v}_{\boldsymbol{\alpha}\boldsymbol{\beta}}-\sum_{m\neq n}\overline{\boldsymbol{v}}_{\boldsymbol{\alpha}\boldsymbol{\beta}}^{*m}\right)$	L ¹ dq J	[1 (3)]	Total
MSHDC (N=10)	Ν	N^2	Ν	640 Multiplications 120 Additions 280 Subtractions
DNαβ (<i>N</i> =10)	Ν	2N	Ν	160 Multiplications40 Additions200 Subtractions

Notes:

- Each $(v_{\alpha\beta} - \sum_{m \neq n} \overline{v}_{\alpha\beta}^{*m})$ or $(v_{dq_n} - \sum_{m \neq n} \overline{v}_{dq_n}^{*m}) \rightarrow$ requires 2(N-1) Subtractions - Each $[T_{dq}] \rightarrow$ requires 6 Multiplications + 1 Addition + 1 Subtractions

- Each $[F(s)] \rightarrow$ requires 4 Multiplications + 2 Additions

TABLE II
RESPONSE AND PROCESSING TIME OF SEVEN DIFFERENT PLLS

	Doquirod	Dynamic	Accurate Response under			
PLL []] algorithm	Processing Time (μs)	Response under grid faults	Balanced voltage	Unbalanced voltage	l Harmonic distortion	$f \neq$ nominal
dq-PLL	7.9	Fast	+	-	-	+
ddsrf-PLL	15.2	Fast	+	+	-	+
dαβ-PLL	17.3	Fast	+	+	-	+
MAF-PLL	8.5	Slow	+	+	+	-
mod. MRF-PL	L 16.0	Slow	+	+	+	-
MSHDC-PLL	258.2	Fast	+	+	+	+
DNαβ-PLL	63.7	Fast	+	+	+	+



Fig. 4. Required processing time for each unit of the GSC controller in TMS320F28335 DSP: (a) when the proposed DN $\alpha\beta$ -PLL is used (t_{div}=25 μ s/div), and (b) when the MSHDC-PLL is used (t_{div}=50 μ s/div). To be noted that when the signal is ON the corresponding algorithm is executed.

complete decoupling of a voltage vector with N components (positive, negative sequence and N-2 harmonics) using the proposed DN $\alpha\beta$ requires the process of N $(v_{\alpha\beta} - \sum_{m\neq n} \bar{v}_{\alpha\beta}^{*m})$ multi-subtractions, $2N [T_{da^n}]$ transformations, and N [F(s)]low pass filters in each control loop. In comparison, in case of the MSHDC, the algorithm requires the execution of N multi-subtractions, N^2 $\left(v_{dq_n} - \sum_{m \neq n} \bar{v}_{dq_n}^{*\,m}\right)$ $[T_{dq^n}]$ matrix transformations, and N[F(s)] matrix low-pass filters in each control loop. The complexity comparison between the two decoupling networks is analytically presented in Table I. For the proper accuracy of both PLLs, harmonics up to order thirteen (N=10) should be eliminated by the decoupling network as already explained in Section II.A, since the effect of higher orders harmonics is minimized by the low pass filtering characteristic of the decoupling network [28]. Therefore, the proposed DNaß requires only twenty transformations (2N) in comparison with one hundred transformations (N^2) required by the MSHDC. Since, the process of each transformation requires 2.4 µs in the TMS320F28335 DSP, the proposed PLL requires considerable less execution time than the MSHDC-PLL. More details about the complexity analysis of the two synchronization methods are presented in Table I, where the complexity of the two decoupling networks (for N=10) is analyzed in terms of the required operations (32-bit multiplications, 32-bit additions and 32-bit subtractions) in each control step. It is to be noted that the analysis in terms of the required operators has been verified according to the assembly code of the DSP. Hence, the proposed DN $\alpha\beta$ achieves an equivalent with the MSHDC fast and accurate decoupling of the voltage and additionally, requires significantly less processing time, which is important

in such real-time applications.

Table II presents the required processing time in us, the accuracy and the dynamic response of seven different PLL algorithms, the dq-PLL [9], the ddsrf-PLL [18], the $d\alpha\beta$ -PLL [19], the MAF-PLL [22]-[23], the modified MRF-PLL [22], [24], the MSHDC-PLL (for N=10) [28], and the proposed DN $\alpha\beta$ -PLL (for N=10). It has to be noted that the dq-PLL is inaccurate for unbalanced or harmonic distorted voltages and that the ddsrf-PLL and the $d\alpha\beta$ -PLL are fast but inaccurate under harmonic distorted voltages. The MAF-PLL and the modified MRF-PLL are accurate under unbalanced and harmonic distorted voltages, but they present slow dynamics and possible inaccuracies under non-nominal frequencies. The MSHDC-PLL and the new DNa\beta-PLL present fast and accurate response under unbalanced, harmonic distorted voltages and under any grid frequency. Both PLLs have been designed for N=10, to consider the $\pm 1, \pm 5, \pm 7, \pm 11, \pm 13$ orders of sequences/harmonics. It is obvious that the proposed DN $\alpha\beta$ -PLL presents the most outstanding performance, since it presents a fast and accurate response under any abnormal grid conditions and furthermore, requires 63.7 µs instead of 258.2 µs required by the corresponding MSHDC-PLL due to the significantly less required transformations.

Fig. 4 presents the required processing time of the main units of the GSC controller as shown in Fig. 1, when they are executed in a conventional microcontroller, such as the TMS320F28335 DSP of Texas Instruments. The results in Fig. 4(a) show that the new DN $\alpha\beta$ -PLL requires a processing time of 63.7 µs (as already mentioned in Table II). The required processing time for the sensor sampling (3.5 µs), current controller (43.3 µs) and PQ controller (10.3 µs) are also presented in Fig. 4(a), where the GSC controller operates in real-time with a sampling rate of 7.5 kHz. The adequate complexity of the DN $\alpha\beta$ -PLL (implemented with N=10) in comparison to the MSHDC-PLL, which presents the same dynamic and accurate performance, is one of the main contributions of this paper since it enables the real-time execution of the algorithm using proper sampling rates. Experimental results of Fig. 4(b) show that the MSHDC-PLL [28] requires an execution time of 258.2 µs in each control loop in the TMS320F28335 DSP. Thus, for a real-time execution of the GSC control method, the sampling rate has to be decreased from 7.5 kHz to 3 kHz as shown in Fig. 4, when the MSHDC-PLL is used. Such a reduction on the sampling rate of the GSC controller is undesired since low sampling rates can affect the accuracy and the performance of the GSC. Therefore, the proposed DN $\alpha\beta$ -PLL can be straightforwardly applied to a real-time controller of RES and can enable a fast and accurate synchronization under abnormal grid conditions in order to enhance the power quality of the RES.

III. ENHANCED GSC CONTROL OF A RES

Advanced GSC control strategies have to be designed to meet the modern grid requirements for interconnecting RES. According to Fig. 5, the GSC control is based on the PLL algorithm to ensure the grid synchronization, the PQ controller to generate the reference currents under normal and FRT operation and the current controller to enable a proper and high quality current injection. It is seen from Fig. 5, that the response of the synchronization is directly affecting the performance of the PQ and current controller and consequently the operation of the entire RES. Therefore, the design of an enhanced GSC is essential to investigate how the accurate operation of the new DN $\alpha\beta$ -PLL under harmonic distorted voltage and grid disturbances can beneficially affect the response of the GSC of a RES in terms of power quality.

The PQ controller is responsible for generating the reference currents under normal and faulty grid conditions. Under normal grid conditions, the generation of the reference currents is a conventional procedure [21, Ch. 9] and should be able to control the voltage of the DC-link $(V_{DC-link})$ and the active (P) and reactive (Q) power exchange. In case of balanced or unbalanced low voltage grid faults, the PQ controller is also responsible for the FRT operation of the RES [29]-[31]. This means that the generation of the reference currents should ensure a proper voltage and frequency support without any violation on the GSC converter ratings. The generation of the reference currents from the FRT method requires the definition of two important ratios. The first one is defined by $k_{VF} = Q'/P'$ and determines the ratio between the voltage and the frequency support. During the fault, the generated apparent power is considered as constant from the **RES** and therefore, through the ratio k_{VF} the reference active (P') and reactive (Q') power for the GSC control can be calculated. The ratio k_{VF} is usually defined within the grid codes for interconnecting RES and is dependent on the voltage sag of the faulty grid at the PCC. The second ratio k_{PN} , which is defined in (14), regulates the current injection between the full positive $(k_{PN}=1)$ and the full negative sequence $(k_{PN}=0)$ and is dependent on the target of the FRT strategy.

$$k_{PN} = \frac{\left| \dot{i}^* \right| - \left| \dot{i}^{-I^*} \right|}{\left| \dot{i}^{+I^*} \right| - \left| \dot{i}^{-I^*} \right|}$$
(14)

Usually a full positive sequence current injection is chosen to support the faulty grid, but in some cases, the injection of negative sequence currents can be useful in the FRT strategy in terms of compensating the unbalanced grid conditions.



Fig. 5. Schematic of the experimental setup and the diagram of the advanced controller for the grid-connected RES

The reference currents (i^*) can be calculated based on the active and reactive power references and on the positive and negative voltage vector as defined in (15)-(17) according to the instantaneous power theory [32].

$$i_{P}^{+I^{*}} = k_{PN} \cdot \frac{P'}{\left| \mathbf{v}^{+I} \right|^{2}} \mathbf{v}^{+I} \quad \& \quad i_{Q}^{+I^{*}} = k_{PN} \cdot \frac{Q'}{\left| \mathbf{v}^{+I} \right|^{2}} \mathbf{v}_{\perp}^{+I}$$
(15)

$$i_{P}^{I^{*}} = (1 - k_{PN}) \cdot \frac{P'}{\left| \mathbf{v}^{-I} \right|^{2}} \mathbf{v}^{-I} \quad \& \quad i_{Q}^{I^{*}} = (1 - k_{PN}) \cdot \frac{Q'}{\left| \mathbf{v}^{-I} \right|^{2}} \mathbf{v}_{\perp}^{-I} \tag{16}$$

$$i^{+I^*} = i_P^{+I^*} + i_Q^{+I^*} \& i^{-I^*} = i_P^{-I^*} + i_Q^{-I^*} \Longrightarrow i^* = i^{+I^*} + i^{-I^*}$$
(17)

where $i_P^{+I^*}$ and $i_Q^{+I^*}$ define the positive sequence active and reactive power components of the reference current vector respectively and the $i_P^{-I^*}$ and i_Q^{-*} the corresponding negative sequence components. The positive sequence voltage vectors can be defined as $v^{+I} = v_d^{+I} + j v_q^{+I}$ and the 90° lagged version of it as $v_{\perp}^{+I} = v_q^{+I} - j v_d^{+I}$. Correspondingly, the negative sequence voltage vectors can be defined as $v^{-I} = v_d^{-I} + j v_q^{-I}$ and the 90° lagged version as $v_{\perp}^{-I} = v_q^{-I} - j v_d^{-I}$. The voltage vectors are available on the GSC controller through the proposed PLL. The FRT algorithm is also in charge to maintain the injected currents within the converter ratings, especially under low-voltage grid faults. In case of violation on the GSC ratings, the reference currents should be modified in a way to maintain the k_{VF} and k_{PN} ratios and to ensure a proper limitation of the injected currents.

Since the reference currents have been calculated, the current controller has to ensure the proper injection of high quality currents in the power grid. This is not a trivial aspect when positive and/or negative sequence currents should be injected under unbalanced and harmonic distorted voltage. Advanced current control techniques are required to enable the high quality current control under abnormal grid conditions, like suggested in [33]-[39]. For the purposes of this paper, the current controller presented in [33] has been implemented, which requires a simplified structure and can achieve a high quality positive or negative current injection under faulty and distorted grid voltage. The selected current controller is a simplified solution with low control efforts. It consists of a conventional current controller enhanced with harmonic [40] and unbalanced [33] compensation modules and can achieve a high quality positive or negative sequence current injection under normal conditions and under unbalanced grid faults.

The structure of the enhanced GSC controller that has been developed is presented in Fig. 5. The implemented GSC controller achieves proper and high quality operation even under grid faults and harmonic distorted voltage. This GSC will be used on the investigation of the effect of the accurate synchronization on the RES performance in the next section.

IV. SIMULATION AND EXPERIMENTAL RESULTS

The new synchronization method has been proposed in Section II and an advanced GSC controller has been implemented in Section III. Simulation and experimental results will be presented in this section regarding the response of the new DN $\alpha\beta$ -PLL under harmonic distorted voltage and several grid disturbances. Furthermore, the beneficial effect of



Fig. 6. Simulation results comparing the PLL response of the new DN $\alpha\beta$ -PLL, the ddsrf-PLL, and the d $\alpha\beta$ -PLL under several abnormal grid conditions.

accurate synchronization, through the new DN $\alpha\beta$ -PLL, on the performance of the grid-connected RES is also investigated. This innovative investigation proves the significant impact of the accurate synchronization on the response of the RES and demonstrates the considerable enhancement of the power quality of the RES due to the proposed DN $\alpha\beta$ -PLL.

A. Experimental Setup

An experimental setup has been implemented to verify the work presented in this paper. The experimental setup is considering the response of the new synchronization method and the effect on the performance of GSC control of a RES. A Delta Elektronika Power Supply (SM 600-10) operates as a DC source to emulate the energy produced from the RES and a Danfoss FC302 2.2 kW inverter acts as the GSC. A California Instruments 4500LX programmable AC source in combination with a parallel connected 3 kW load is used to emulate the power grid. For the experimental investigation presented in this section, the PLL algorithm and the enhanced control of the GSC have been designed using a dSPACE DS1103 DSP board in combination with the dSPACE Control Desk and Matlab/SIMULINK Real Time Workshop. The sampling rate and the switching frequency of the designed GSC controller have been set to 7.5 kHz. The schematic of the experimental setup is presented in Fig. 5. The exact same setup has been implemented as a simulation model in Matlab/ SIMULINK to ensure the proper operation of synchronization and GSC control before applying them on the real system.

B. Response of the new synchronization method

The DN $\alpha\beta$ -PLL aims to achieve a robust and accurate operation under a harmonic distorted grid without affecting the dynamic synchronization response in case of grid faults.

A simulation case study presented in Fig. 6 provides a comparison between the response of the DN $\alpha\beta$ -PLL, the d $\alpha\beta$ -PLL [19], and the ddsrf-PLL [18] (all PLLs are set according to the same tuning conditions as explained in Section II). It is

obvious that the proposed PLL achieves an accurate response under highly distorted grid voltage, where the Harmonic Conditions (HC) 1-3 are explained in Table IV. The ddsrf-PLL and $d\alpha\beta$ -PLL present similar dynamic performance, but their accuracy is affected by the harmonic distortion. Moreover, Fig. 6 demonstrates that the accurate response of the new PLL is achieved without affecting the dynamic performance of the synchronization since the DN $\alpha\beta$ -PLL presents a similar dynamic response with the $d\alpha\beta$ -PLL and ddsrf-PLL under several faults. The proper and robust performance of the new PLL is verified under an unbalanced low-voltage grid fault (Type D with a voltage sag (d) of 37% [41]), a 15° phase shifting fault and a frequency step of -0.2 Hz. The appropriate performance of the proposed PLL is also experimentally validated under harmonic distorted voltage and unbalanced grid fault as shown in Fig. 7. The experimental



Fig. 7. Experimental results presenting the accurate response of the new $DN\alpha\beta$ -PLL under harmonic distorted and unbalanced grid votlage.

results prove the accurate and dynamic response of the new PLL under harmonic distorted voltage and grid disturbances.

Synchronization methods based on MAF [22]-[24] are simplified regarding the complexity (Table II) and can achieve accurate performance under unbalanced and harmonic distorted voltages. A MAF-PLL [22]-[23] inherits the structure of the conventional dq-PLL [9] and uses a MAF to clear out the oscillations caused by harmonics and unbalance conditions. A modified MRF-PLL [22], [24] inherits the structure of the multi reference frame ddsrf-PLL [18] and replaces any low pass filters with a corresponding MAF to improve its filtering capabilities against harmonics and unbalanced conditions. The accuracy of these PLLs can be slightly affected when the operating frequency deviates from the nominal value due to the discrete implementation of the MAF. Even if these inaccuracies are overcome by using a variable sampling rate [25] (which is not an indicative solution in many control applications) the main disadvantage of these PLLs is the slow dynamic performance. Therefore, a performance comparison between the proposed PLL, the MAF-PLL and the modified MRF-PLL is presented in Fig. 8 and Table III. For the purpose of this comparative analysis the three PLLs are tuned according to [22]. The simulation results show that these PLLs are accurate under nominal operating



Fig. 8. Simulation results comparing the performance of the $DN\alpha\beta$ -PLL and two MAF based PLLs under harmonic distorted and unbalanced voltages.

TABLE III SUMMARY OF THE RESULTS OF FIG. 8					
Grid Conditions	MAF-PLL	mod.MRF-PLL	DNαβ-Ρ		
arm. Distort. & f=50 Hz	\checkmark	\checkmark	\checkmark		
stort. & a Voltage Sag occurs	slow	slow	fast		

LL.

Harm. Distort. & a voltage bag occurs	510 11	510 11	IGGU
• Settling Time ($\theta_{error} < 0.1^{\circ}$)	99.7 ms	89 ms	57 ms
Peak-Peak Phase error at 50 Hz	0 °	0 °	0 °
• Peak-Peak Freq. error at 50 Hz	0 Hz	0Hz	0Hz
Harm. Dist./Unbalanced & Freq. Step			Fast & accurat
• Settling Time (<i>f_{error}</i> <0.01 Hz)	130 ms	74 ms	70 ms
• Peak-Peak Phase error at 49.75 Hz	0.19 °	0.05 °	0 °
• Peak-Peak Freq error at 49 75 Hz	0.041 Hz	$0.012 H_{7}$	$0 H_7$

Н

Hamma D

frequency, harmonic distorted and unbalanced voltage. The frequency deviation from the nominal value in combination with the harmonic and unbalanced grid conditions can cause inaccuracies on the estimated signal of MAF-PLL as shown in Fig. 8 and Table III. The enhanced filtering capability of the modified MRF-PLL, especially for the oscillations caused by the negative sequence, significantly minimize the inaccuracies under a non-nominal frequency operation. On the other hand, the accuracy of the proposed DN $\alpha\beta$ -PLL is not affected by the harmonic distortion, the unbalanced conditions, and the frequency deviation. In addition, the new PLL presents a significantly faster dynamic performance compared to the PLLs based on MAF as demonstrated in Fig. 8 and Table III, especially under low-voltage grid faults. The fast dynamic operation of the new PLL is particularly important for the proper FRT operation of RES under grid faults. Therefore, the increased complexity of the proposed PLL (Table II) is paid back by a very accurate and fast synchronization performance.

C. RES performance when using the proposed PLL

The results, presented in Fig. 6 and Fig. 7, show that the proposed PLL achieves an accurate synchronization and the oscillation-free estimation of the synchronization signals $(\theta \ and \ v_{dq_1}^{+1})$. As shown in (15)-(17), the synchronization signals are used from the PQ controller to generate the reference currents. Additionally, the operation of the current controller [33] is based on an accurate estimation of the synchronization signals so it is expected that the accurate synchronization is directly affecting the GSC control and as a consequence the performance of the RES. An experimental investigation is presented here to prove how the accurate synchronization through the proposed PLL can enhance the



Fig. 9. Experimental results for the performance of the RES under harmonic distorted voltage, when using (a) the proposed DN $\alpha\beta$ -PLL and (b) the d $\alpha\beta$ -PLL for the synchronization of the GSC.

TABLE IV THE IMPACT OF THE ACCURATE SYNCHRONIZATION THROUGH THE PROPOSED SYNCHRONIZATION ON THE POWER QUALITY OF RES

	Synchronization					
Grid Operating Conditions			Method			
		daβ-PLL	DNαβ-PLL			
Low Voltage	ow Voltage Voltage Harmonic Freq			THD(%) of the		
Fault	Distortion	(Hz)	injected currents			
No Fault	HC-1	50	2.45	2.45		
No Fault	HC-2	50	5.60	2.60		
ULVF-1	HC-2	50	6.50	4.00		
ULVF-1	HC-2	49.5	6.65	4.20		
No Fault	HC-3	50	5.10	2.90		
ULVF-1	HC-3	50	6.05	4.40		
ULVF-1	HC-3	49.5	6.30	4.55		
Index:						
• ULVF-1: Type D Unbalanced Low Voltage Fault with d=37%						
• HC-1: Harmonic Cond. 1 (High-frequency harmonics (HFH)=0.1%)						
• HC-2: Harmonic Cond. 2 (THD _V =5% with V ₅ =4.9%, HFH=0.1%)						
• HC-3: Harmonic Cond. 3 (THD _V =4.57% with <i>V</i> ₅ =4%, <i>V</i> ₇ =2%, HFH=0.1%)						
• HC-4: Harmonic Cond. 4 ($ V_5 =6\%$, $ V_7 =5\%$, $ V_{11} =3.5\%$, $ V_{13} =3\%$, $ V_{17} =2\%$,						
$ V_{I9} =1.5\%, V_{23} =1.5\%, V_{25} =1.5\%, V_{I9} =1.5\%, \text{HFH}=0.1\%)$						

power quality of the RES.

The steady state performance of the grid-connected RES based on experimental results is presented in Fig. 9 under a highly harmonic distorted grid voltage (with harmonic condition 2 (HC-2) as explained in Table IV). Fig. 9(a) demonstrates the RES performance when the proposed $DN\alpha\beta$ -PLL is used for the synchronization. It is shown that the new PLL estimates accurately the synchronization signals and therefore the reference currents are generated without any oscillations due to the harmonic distortion. Therefore, the RES achieves to inject high quality currents with a total harmonic distortion (THD_i) of 2.6%. On the other hand, Fig. 9(b) presents the RES operation when the RES uses the $d\alpha\beta$ -PLL for the synchronization. The inaccuracies of the $d\alpha\beta$ -PLL, caused by the harmonic distortion, raise oscillations on the synchronization signals and therefore, the generated reference currents and the operation of the current controller are affected. Consequently, the RES with a non-robust synchronization against harmonics presents a low quality current injection with a THD_i of 5.6% (outside of the grid code limits) under harmonic distorted grid voltage. This study proves that experimental case the accurate synchronization is a key aspect for the power quality of the RES. A further experimental investigation to prove the beneficial effect of the accurate synchronization on the power quality of the RES is summarized in Table IV. Table IV compares the power quality of the RES when using a robust and a non-robust synchronization method under several harmonic conditions and several grid faults. It can be seen that the accurate operation of the proposed PLL enhances the RES performance and enables a high quality current injection under any grid conditions. The experimental results of Table IV prove the significant contribution of the proposed DNαβ-PLL in the power quality of grid-connected RES.

The dynamic response of the GSC is a critical aspect, especially under low-voltage grid faults, where the RES should immediately support the faulty grid [1]-[4]. The fast



Fig. 10. The FRT performance of a grid-connected RES, when the new $DN\alpha\beta$ -PLL is used for the synchronization, under unbalanced grid fault and harmonic distorted voltages.

response of the RES, when a fault occurs, is directly affected from the dynamic performance of the synchronization. The proposed PLL achieves an accurate response under harmonic distorted voltage without compensating its dynamic response, as proven in Figs. 6-8. Thus, it is important to prove that the proposed DNa_β-PLL can enable the proper dynamic FRT performance of the RES when a fault occurs in order to meet the grid regulations. The experimental case study presented in Fig. 10 shows the RES performance when operating under harmonic distorted voltage (harmonic condition 2 as shown in Table IV) and an unbalanced low-voltage grid fault occurs. The RES is operating in the 80% of the GSC ratings before the low-voltage fault. When the fault occurs, the proposed $DN\alpha\beta$ -PLL ensures the accurate and fast estimation of the synchronization signals as shown in Fig. 10. The proper synchronization enables the fast and adequate FRT operation of the PQ control algorithm to ensure the full positive current injection ($k_{PN}=1$), the support of the grid with $k_{VF}=0$, and the limitation of the current injection within the converter limits.

V. CONCLUSIONS

The proposed $DN\alpha\beta$ -PLL achieves an accurate, dynamic and robust synchronization under harmonic distorted voltage and under several grid disturbances. The real time execution of the new synchronization method requires significantly less processing time compared to other PLLs with equivalent response. The robust and accurate response of the new PLL enhances the RES performance by improving the power quality of the injected currents and by enabling the proper FRT operation under grid disturbances.

REFERENCES

- [1] IEEE Standard for Interconnecting Distributed Resources with Electric Power Systems, IEEE Std 1547-2003, 2003.
- [2] I. Erlich,W. Winter, and A. Dittrich, "Advanced grid requirements for the integration of wind turbines into the German transmission system," in *Proc. of IEEE-PES General Meeting*, Montreal, 2006, pp. 1253-1257.
- [3] M. Tsili and S. Papathanassiou, "A review of grid code technical requirements for wind farms," *IET Renewable Power Generation*, vol. 3, pp. 308-332, 2009.
- [4] B.-I. Craciun, T. Kerekes, D. Sera, and R. Teodorescu, "Overview of recent grid codes for PV power integration," in *Proc. of OPTIM*, Brasov, 2012, pp. 959-965.
- [5] F. Blaabjerg, R. Teodorescu, M. Liserre, and A. V. Timbus, "Overview of control and grid synchronization for distributed power generation systems," *IEEE Trans. Ind. Electron.*, vol. 53, no. 5, pp. 1398-1409, Oct. 2006.
- [6] Z. Chen, J. M. Guerrero and F. Blaabjerg, "A review of the state of the art of power electronics for wind turbines", *IEEE Trans. Power Electron.*, vol. 24, no. 8, pp. 1859-1875, Aug. 2009.
- [7] P. Rodriquez, I. Candela, C. Citro, J. Rocabert, and A. Luna, "Control of grid-connected power converters based on a virtual admittance control loop," in *proc. of IEEE EPE*, Lille, 2013, pp. 1-10.
- [8] S. A. Khajehoddin, M. K. Ghartemani, A. Bakhshai, and P. Jain, "A power control method with simple structure and fast dynamic response for single-phase grid-connected DG systems," *IEEE Trans. Power Electron.*, vol. 28, no. 1, pp.221-233, Jan. 2013.
- [9] V. Kaura and V. Blasko, "Operation of a phase locked loop system under distorted utility conditions," *IEEE Trans. Ind. Appl.*, vol. 33, no. 1, pp. 58-63, Jan. 1997.
- [10] G.-C. Hsich and J. Hung, "Phase-locked loop techniques-A survey," *IEEE Trans. Ind. Electron.*, vol. 43, pp. 609–615, Dec. 1996.
- [11] A. Kulkarni and V. John, "Analysis of bandwidth–unit-vector-distortion tradeoff in PLL during abnormal grid conditions," *IEEE Trans. Ind. Electron.*, vol. 60, no. 12, pp. 5820–5829, Dec. 2013.
- [12] L. Wang, Q. Jiang, L. Hong, C. Zhang, and Y. Wei, "A novel phaselocked loop based on frequency detector and initial phase angle detector," *IEEE Trans. Power Electron.*, vol. 28, no. 10, pp. 4538–4549, Oct. 2013.
- [13] F. Gonzalez-Espin, G. Garcera, I. Patrao, and E. Figueres, "An adaptive control system for three-phase photovoltaic inverters working in a polluted and variable frequency electric grid," *IEEE Trans. Power Electron.*, vol. 27, no. 10, pp. 4248–4261, Oct. 2012.
- [14] K.-J. Lee, J.-P. Lee, D. Shin, D.-W. Yoo, and H.-J. Kim, "A novel grid synchronization PLL method based on adaptive low-pass notch filter for grid-connected PCS," *IEEE Trans. Ind. Electron.*, vol. 61, no. 1, pp. 292-301, Jan. 2014.
- [15] H. Karimi, A. Yazdani, R, Iravani, "Negative-sequence current injection for fast islanding detection of a distributed resource unit," *IEEE Trans. Power Electron.*, vol.23, no.1, pp.298,307, Jan. 2008.
- [16] M. Karimi-Ghartemani and M. R. Iravani, "A method for synchronization of power electronic converters in polluted and variablefrequency environments," *IEEE Trans. Power Syst.*, vol. 19, no. 3, pp. 1263–1270, Aug. 2004.
- [17] I. Carugati, P. Donato, S. Maestri, D. Carrica, and M. Benedetti, "Variable sampling period filter PLL for distorted three-phase systems," *IEEE Trans. Power Electron.*, vol. 27, no. 1, pp. 321–330, Jan. 2012.

- [18] P. Rodriguez, J. Pou, J. Bergas, J. I. Candela, R. P. Burgos, and D. Boroyevich, "Decoupled double synchronous reference frame PLL for power converters control," *IEEE Trans. Power Electron.*, vol. 22, no. 2, pp. 584-592, Mar. 2007.
- [19] L. Hadjidemetriou, E. Kyriakides, and F. Blaabjerg, "A new hybrid PLL for interconnecting renewable energy systems to the grid," *IEEE Trans. Ind. Appl.*, vol. 49, no. 6, pp. 2709-2719, Nov. 2013.
- [20] L. Hadjidemetriou, E. Kyriakides, and F. Blaabjerg, "An adaptive phaselocked loop algorithm for faster fault ride through performance of interconnected renewable energy sources," in *Proc. of IEEE ECCE*, Denver, 2013, pp. 2619-2626.
- [21] R. Teodorescu, M. Liserre, and P. Rodriguez, Grid Converters for Photovoltaic and Wind Power Systems, John Wiley & Sons, 2011.
- [22] S. Golestan, M. Ramezani, J.M. Guerrero, F.D. Freijedo, and M. Monfared, "Moving average filter based phase-locked loops: Performance analysis and design guidelines," *IEEE Trans. on Power Electron.*, vol.29, no.6, pp.2750,2763, June 2014.
- [23] F. Freijedo, J. Doval-Gandoy, O. Lopez, and E.Acha, "Tuning of phase locked loops for power converters under distorted utility conditions," *IEEE Trans. Ind. Appl.*, vol. 45, no. 6, pp. 2039–2047, Dec. 2009.
- [24] L. Shi and M. Crow, "A novel phase-locked-loop and its application in STATCOM system," in Proc. North Amer. Power Symp., 2010, pp. 1–5.
- [25] M.A. Perez, J.R. Espinoza, L.A. Moran, M.A. Torres, and E.A. Araya, "A robust phase-locked loop algorithm to synchronize static-power converters with polluted AC systems," *IEEE Trans. Ind. Electron.*, vol.55, no.5, pp.2185,2192, May 2008.
- [26] S. Vazquez, J.A. Sachez, M.R. Reyes, J.I. Leon, and J.M. Carrasaco, "Adaptive vectorial filter for grid synchronization of power converters under unbalanced and/or distorted grid conditions," *IEEE Trans. Ind. Electron.*, vol. 61, no. 3, pp. 1355–1367, Mar. 2014.
- [27] P. Rodriguez, A. Luna, J. I. Candela, R. Rosas, R. Teodorescu, and F. Blaabjerg, "Multi-resonant frequency-locked loop for grid synchronization of power converters under distorted grid conditions," *IEEE Trans. Industr. Electron.*, vol. 58, no. 1, pp. 127-138, Jan. 2011.
- [28] L. Hadjidemetriou, E. Kyriakides, and F. Blaabjerg, "Synchronization of grid-connected renewable energy sources under highly distorted voltages and unbalanced grid faults," in *Proc. of IEEE IECON*, Vienna, 2013, pp. 1887-1892.
- [29] P. Rodriguez, A. V. Timbus, R. Teodorescu, M. Liserre, and F. Blaabjerg, "Flexible active power Control of distributed power generation systems during grid faults," *IEEE Trans. Ind. Electron.*, vol. 54, no. 5, pp. 2583–2592, Oct. 2007.
- [30] P. Rodriguez, A. V. Timbus, R. Teodorescu, M. Liserre, and F. Blaabjerg, "Reactive power control for improving wind turbine system behavior under grid faults," *IEEE Trans. Power Electron.*, vol. 24, no. 7, pp. 1798–1801, Jul. 2009.
- [31] P. Rodriguez, G. Medeiros, A. Luna, M. C. Cavalcanti, and R. Teodorescu, "Safe current injection strategies for a STATCOM under asymmetrical grid faults," in *Proc. of IEEE ECCE*, Atlanta, 2010, pp. 3929-3935.
- [32] M. Aredes, E. H. Watanabe, H. Akagi, *Instantaneous power theory and applications to power conditioning*, New Jersey: John Willey & Sons Inc., IEEE Press Series on Power Engineering, 2007.
- [33] L. Hadjidemetriou, E. Kyriakides, and F. Blaabjerg, "A grid side converter current controller for accurate current injection under normal and fault ride through operation," *in Proc. of IEEE IECON*, Austria 2013, pp. 1454-1459.
- [34] H. S. Song and K. Nam, "Dual current control scheme for PWM converter under unbalanced input voltage conditions," *IEEE Trans. Ind. Electron.*, vol. 46, no. 5, pp. 953 -959, Oct. 1999.
- [35] Y. Suh, V. Tijeras, and T. A. Lipo, "Control scheme in hybrid synchronous-stationary frame for PWM AC/DC converter under generalized unbalanced operating conditions," *IEEE Trans. Ind. Appl.*, vol. 42, no. 3, pp.825-835, June 2006.
- [36] P. Rodriguez, S. Vazquez, A. Luna, R. Teodorescu, and J. M. Carrasco, "Enhanced decoupled double synchronous reference frame current controller for unbalanced grid-voltage conditions," *IEEE Trans. Power Electron.*, vol. 27, no. 9, pp. 3934–3743, Sep. 2012.
- [37] D. N. Zmood and D. G. Holmes, "Stationary frame current regulation of PWM inverters with zero steady-state error," *IEEE Trans. Power Electron.*, Vol. 18, pp. 814 -822, May 2003.

- [38] J. Hu, Y. He, L. Xu, and B. Williams, "Improved control of DFIG systems during network unbalance using PIR current regulators," *IEEE Trans. Ind. Electron.*, vol. 56, no. 2, pp.439 -451, Feb. 2009.
- [39] C. Wessels, N. Hoffmann, M. Molinas, and F. W. Fuchs, "Statcom control at wind farms with fixed-speed induction generators under asymmetrical grid faults", *IEEE Trans. Ind. Electron.*, vol. 60, no. 7, pp.2864 -2873, July 2013.
- [40] M. Liserre, R. Teodorescu, and F. Blaabjerg, "Multiple harmonics control for three-phase grid converter systems with the use of PI-RES current controller in a rotating frame," *IEEE Trans. Power Electron.*, vol. 21, no. 3, pp. 836–841, May 2006.
- [41] M. Bollen, Understanding power quality problems: voltage sags and interruptions, New York: Wiley-IEEE Press, 2000.



Lenos Hadjidemetriou (S'11) was born in Nicosia, Cyprus, on August 28, 1985. He received the Diploma in Electrical and Computer Engineering from the National Technical University of Athens, Athens, Greece, in 2010. He is currently working toward the Ph.D. degree in the Department of Electrical and Computer Engineering, University of Cyprus, Nicosia.

Since 2010, he has also been a Researcher with the KIOS Research Center for Intelligent Systems and

Networks, University of Cyprus. His research interests include renewable energy systems, grid synchronization methods, fault ride through control, control of wind power systems, electric vehicles, power systems, power electronics, electric machines, and smart grids.

Mr. Hadjidemetriou is a member of the Cyprus Technical Chamber. He volunteered as a reviewer to several IEEE transactions and conferences and received the best paper award in the session of power quality at IEEE IECON 2013.



Elias Kyriakides (S'00–M'04–SM'09) was born in Nicosia, Cyprus. He received the B.Sc. degree in Electrical Engineering from the Illinois Institute of Technology, Chicago, IL, USA, in 2000 and the M.Sc. and Ph.D. degrees in Electrical Engineering from Arizona State University, Tempe, AZ, USA, in 2001 and 2003, respectively.

He is currently an Assistant Professor with the Department of Electrical and Computer Engineering, University of Cyprus, Nicosia. He is

also a Founding Member of the KIOS Research Center for Intelligent Systems and Networks. His research interests include modeling of electric machines, synchronized measurements in power systems, security and reliability of the power system networks, optimization of power system operation techniques, and the integration of renewable energy sources.

He was the Action Chair of the ESF-COST Action IC0806 "Intelligent Monitoring, Control, and Security of Critical Infrastructure Systems" (2009-2013).



Frede Blaabjerg (S'86–M'88–SM'97–F'03) was with ABB-Scandia, Randers, Denmark, from 1987 to 1988. From 1988 to 1992, he was a Ph.D. Student with Aalborg University, Aalborg, Denmark. He became an Assistant Professor in 1992, an Associate Professor in 1996, and a Full Professor of power electronics and drives in 1998. His current research interests include power electronics and its applications such as in wind turbines, PV systems, reliability, harmonics and adjustable speed drives.

He has received 15 IEEE Prize Paper Awards, the IEEE PELS Distinguished Service Award in 2009, the EPE-PEMC Council Award in 2010, the IEEE William E. Newell Power Electronics Award 2014 and the Villum Kann Rasmussen Research Award 2014. He was an Editor-in-Chief of the IEEE TRANSACTIONS ON POWER ELECTRONICS from 2006 to 2012. He has been Distinguished Lecturer for the IEEE Power Electronics Society from 2005 to 2007 and for the IEEE Industry Applications Society from 2010 to 2011. He is nominated in 2014 by Thomson Reuters to be between the most 250 cited researchers in Engineering in the world.